极速快3登录

加入收藏| 设为极速快3登录
网站公告:
6U FPGA 处理器系列 >> 返回 您当前所在位置:极速快3登录 > 产品展示 > 信号处理卡系列  > 6U FPGA 处理器系列 > 正文

CHAMP-WB/VPX6-474

更新时间:2015-08-24 10:31:29点击次数:1169次字号:T|T
CHAMP-WB/VPX6-474 6U OpenVPX Virtex-7
相关介绍

The CHAMP-WB is the first entry in Curtiss-Wright Defense Solutions’ family of user-programmable Xilinx Virtex-7 FPGA-based computing products, designed to meet the needs of challenging embedded high-performance digital signal and image processing applications. The CHAMP-WB is targeted specifically at wide-band, low latency applications that require large FPGA processing, wide input/output requirements, with minimal latency. When combined with the , featuring 12 GS/s 8-bit ADC technology and 12 GS/s 10-bit DAC technology from Tektronix, an extremely high performance wide-band DRFM system can be created with is 3 times the capability of any COTS vendor. The combined card-set is called the CHAMP-WB-DRFM.

The CHAMP-WB couples the dense processing resources of a single large Xilinx Virtex-7 FPGA with two high-bandwidth mezzanine sites on a rugged 6U OpenVPX (VITA 65) form factor module. The CHAMP-WB complements this processing capability with a data plane directly connected to the FPGA with support for Gen2 Serial RapidIO® (SRIO). 10.3 Gbps Aurora links can also be supported between FPGA cards. Alternate fabrics can also be supported with different FPGA cores. A Gen3 PCI Express (PCIe) switch connected to the Expansion Plane provides a way for a single host card, such as the  or , to control multiple CHAMP-WB cards without utilizing dataplane bandwidth. Two 64-bit 4GB DDR3L memory banks provide 8 GB of on-card data capture or pattern generation capability. An auxiliary x4 SERDES link and 16 LVDS pairs provide additional I/O capability. The two mezzanine sites support standard FMCs and have an additional connector to provide enhanced bandwidth and capability. The extra connector provides at least another 48 differential pairs each as well as extra clocking, power and control signals. Running up to 600 MHz DDR, there is support for over 19GB/s of data I/O on each mezzanine site. Additional clocking and synchronization signals have been routed to the backplane to provide additional flexibility. Furthermore, one of the FMC sites has an option to take up to eight of the backplane SERDES and rout them to the mezzanine site to support new JESD204B serial I/O FMCs or Serial FMCs.

极速快3开户 极速快3导航网址 极速快3投注网站 极速快3注册 极速快3娱乐 极速快3投注平台 极速快3投注官网 极速快3官网开奖 极速快3网上开户 极速快3手机版